

FIG. 1 is a block diagram of a memory array 100. The array 100 includes a first memory array 110 and a second memory array 112. The first memory array 110 includes a first set of memory cells 130 and a first set of memory cells 160. The second memory array 112 includes a second set of memory cells 132 and a second set of memory cells 162. The first set of memory cells 130 and the second set of memory cells 132 are connected to a common word line 170. The first set of memory cells 160 and the second set of memory cells 162 are connected to a common bit line 172. The first set of memory cells 130 and the second set of memory cells 132 are connected to a common data line 140. The first set of memory cells 160 and the second set of memory cells 162 are connected to a common data line 142. The first set of memory cells 130 and the second set of memory cells 132 are connected to a common data line 140. The first set of memory cells 160 and the second set of memory cells 162 are connected to a common data line 142.




FIG. 1

FIG. 2 is a block diagram of a memory array 200. The array 200 includes a first memory array 210 and a second memory array 212. The first memory array 210 includes a first set of memory cells 260 and a second set of memory cells 274. The second memory array 212 includes a third set of memory cells 272 and a fourth set of memory cells 262. The array 200 also includes a first set of word lines 230 and a second set of word lines 270. The array 200 further includes a first set of bit lines 240 and a second set of bit lines 244. The array 200 also includes a first set of sense amplifiers 242 and a second set of sense amplifiers 246. The array 200 includes an address decoder 220. The array 200 also includes a first set of data lines 232 and a second set of data lines 276. The array 200 further includes a first set of control lines 234 and a second set of control lines 278. The array 200 also includes a first set of read/write drivers 236 and a second set of read/write drivers 279. The array 200 includes a first set of sense amplifiers 242 and a second set of sense amplifiers 246. The array 200 also includes a first set of data lines 232 and a second set of data lines 276. The array 200 further includes a first set of control lines 234 and a second set of control lines 278. The array 200 also includes a first set of read/write drivers 236 and a second set of read/write drivers 279.




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6